Files
xen/tools/libxl
Andrew Cooper bfe8f3e884 x86/Intel: Mitigations for GPZ SP4 - Speculative Store Bypass
To combat GPZ SP4 "Speculative Store Bypass", Intel have extended their
speculative sidechannel mitigations specification as follows:

 * A feature bit to indicate that Speculative Store Bypass Disable is
   supported.
 * A new bit in MSR_SPEC_CTRL which, when set, disables memory disambiguation
   in the pipeline.
 * A new bit in MSR_ARCH_CAPABILITIES, which will be set in future hardware,
   indicating that the hardware is not susceptible to Speculative Store Bypass
   sidechannels.

For contemporary processors, this interface will be implemented via a
microcode update.

Signed-off-by: Andrew Cooper <andrew.cooper3@citrix.com>
Reviewed-by: Jan Beulich <jbeulich@suse.com>
master commit: 9df52a25e0
master date: 2018-05-21 14:20:06 +0100
2018-05-29 11:08:34 +02:00
..
2013-10-10 15:48:55 +01:00
2015-06-26 16:53:51 +01:00
2012-10-05 14:34:30 +01:00
2014-07-10 13:06:55 +01:00
2015-07-07 15:50:12 +01:00
2016-05-17 16:39:31 +02:00
2015-06-03 11:12:02 +01:00
2016-05-17 16:39:31 +02:00
2013-10-10 15:48:55 +01:00
2015-08-11 15:39:01 +01:00
2011-10-12 16:21:32 +01:00
2015-01-19 15:32:17 +00:00
2015-07-09 10:07:38 +01:00
2015-01-27 16:34:05 +00:00