Files
xen/docs/misc
Andrew Cooper 542f711567 x86/spec-ctrl: Mitigations for LazyFPU
Intel Core processors since at least Nehalem speculate past #NM, which is the
mechanism by which lazy FPU context switching is implemented.

On affected processors, Xen must use fully eager FPU context switching to
prevent guests from being able to read FPU state (SSE/AVX/etc) from previously
scheduled vcpus.

This is part of XSA-267 / CVE-2018-3665

Signed-off-by: Andrew Cooper <andrew.cooper3@citrix.com>
Reviewed-by: Jan Beulich <jbeulich@suse.com>
(cherry picked from commit 243435bf67)
2018-06-13 22:01:37 +01:00
..
2014-10-20 13:51:28 +01:00
2014-10-20 13:51:28 +01:00
2007-12-12 11:27:15 +00:00
2012-06-28 16:57:26 +01:00
2014-04-23 11:56:41 +01:00
2011-03-25 21:59:20 +00:00
2012-08-30 17:57:31 +01:00
2012-06-28 16:57:26 +01:00