Files
xen/tools/misc
Andrew Cooper 14bcad6593 x86/spec-ctrl: Mitigate Transitive Scheduler Attacks
TSA affects AMD Fam19h CPUs (Zen3 and 4 microarchitectures).

Three new CPUID bits have been defined.  Two (TSA_SQ_NO and TSA_L1_NO)
indicate that the system is unaffected, and must be synthesised by Xen on
unaffected parts to date.

A third new bit indicates that VERW now has a flushing side effect.  Xen must
synthesise this bit on affected systems based on microcode version.  As with
other VERW-based flushing features, VERW_CLEAR needs OR-ing across a resource
pool, and guests which have seen it can safely migrate in.

This is part of XSA-471 / CVE-2024-36350 / CVE-2024-36357.

Signed-off-by: Andrew Cooper <andrew.cooper3@citrix.com>
Reviewed-by: Jan Beulich <jbeulich@suse.com>
(cherry picked from commit 578b34adb1)
2025-07-08 15:10:58 +01:00
..
2022-10-14 16:17:41 +01:00
2018-09-07 15:06:00 +01:00
2017-10-05 09:27:32 -04:00
2020-05-19 11:40:53 +01:00
2018-01-25 12:27:44 +01:00
2018-10-08 15:20:18 +01:00
2010-06-07 07:16:43 +01:00