Files
xen/tools/libxl
Roger Pau Monne 92666fdd6e tools/pvh: set coherent MTRR state for all vCPUs
Instead of just doing it for the BSP. This requires storing the
maximum number of possible vCPUs in xc_dom_image.

This has been a latent bug so far because PVH doesn't yet support
pci-passthrough, so the effective memory cache attribute is forced to
WB by the hypervisor. Note also that even without this in place vCPU#0
is preferred in certain scenarios in order to calculate the memory
cache attributes.

Reported-by: Andrew Cooper <andrew.cooper3@citrix.com>
Signed-off-by: Roger Pau Monné <roger.pau@citrix.com>
Acked-by: Wei Liu <wei.liu2@citrix.com>
2018-10-11 09:42:38 +01:00
..
2013-10-10 15:48:55 +01:00
2012-10-05 14:34:30 +01:00
2018-07-30 14:46:32 +01:00
2018-03-30 12:51:55 +01:00
2017-09-26 11:10:08 +01:00
2017-09-26 11:10:08 +01:00
2016-04-20 14:34:04 +01:00
2018-07-25 11:08:22 +01:00
2016-12-13 20:25:25 +00:00
2016-12-13 20:25:25 +00:00
2016-12-13 20:25:25 +00:00
2013-10-10 15:48:55 +01:00
2018-07-25 11:07:46 +01:00
2011-10-12 16:21:32 +01:00