mirror of
https://github.com/xen-project/xen.git
synced 2026-10-28 02:01:24 +01:00
x86/cpuid: Don't expose {IPRED,RRSBA,BHI}_CTRL to PV guests
All of these are prediction-mode (i.e. CPL) based. They don't operate as advertised in PV context. Fixes:4dd6760706("x86/spec-ctrl: Expose IPRED_CTRL to guests") Fixes:478e4787fa("x86/spec-ctrl: Expose RRSBA_CTRL to guests") Fixes:583f1d0950("x86/spec-ctrl: Expose BHI_CTRL to guests") Signed-off-by: Andrew Cooper <andrew.cooper3@citrix.com> Acked-by: Roger Pau Monné <roger.pau@citrix.com> (cherry picked from commit4b3da946ad)
This commit is contained in:
Andrew Cooper committed
1 parent
4682088e8f
commit
3e25042561
1 file changed
+3
-3
@@ -307,9 +307,9 @@ XEN_CPUFEATURE(SRSO_NO, 11*32+29) /*A Hardware not vulenrable to Spe
|
||||
|
||||
/* Intel-defined CPU features, CPUID level 0x00000007:2.edx, word 13 */
|
||||
XEN_CPUFEATURE(INTEL_PSFD, 13*32+ 0) /*A MSR_SPEC_CTRL.PSFD */
|
||||
XEN_CPUFEATURE(IPRED_CTRL, 13*32+ 1) /*A MSR_SPEC_CTRL.IPRED_DIS_* */
|
||||
XEN_CPUFEATURE(RRSBA_CTRL, 13*32+ 2) /*A MSR_SPEC_CTRL.RRSBA_DIS_* */
|
||||
XEN_CPUFEATURE(BHI_CTRL, 13*32+ 4) /*A MSR_SPEC_CTRL.BHI_DIS_S */
|
||||
XEN_CPUFEATURE(IPRED_CTRL, 13*32+ 1) /*S MSR_SPEC_CTRL.IPRED_DIS_* */
|
||||
XEN_CPUFEATURE(RRSBA_CTRL, 13*32+ 2) /*S MSR_SPEC_CTRL.RRSBA_DIS_* */
|
||||
XEN_CPUFEATURE(BHI_CTRL, 13*32+ 4) /*S MSR_SPEC_CTRL.BHI_DIS_S */
|
||||
|
||||
/* Intel-defined CPU features, CPUID level 0x00000007:1.ecx, word 14 */
|
||||
|
||||
|
||||