Files
xen/tools/misc
Alejandro Vallejo 1a94fc132a x86: Add bit definitions for Automatic IBRS
This is an AMD feature to reduce the IBRS handling overhead. Once enabled,
processes running at CPL=0 are automatically IBRS-protected even if
SPEC_CTRL.IBRS is not set. Furthermore, the RAS/RSB is cleared on VMEXIT.

The feature is exposed in CPUID and toggled in EFER.

Signed-off-by: Alejandro Vallejo <alejandro.vallejo@cloud.com>
Reviewed-by: Andrew Cooper <andrew.cooper3@citrix.com>
master commit: 8347d6bb29
master date: 2023-05-30 18:24:07 +0100
2023-11-14 13:53:39 +01:00
..
2022-10-14 16:17:41 +01:00
2018-09-07 15:06:00 +01:00
2017-10-05 09:27:32 -04:00
2020-05-19 11:40:53 +01:00
2018-01-25 12:27:44 +01:00
2018-10-08 15:20:18 +01:00
2010-06-07 07:16:43 +01:00